

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6

4/5

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0	
Opc ode	I p	R	Res erv ed	Nxt cell	Src Dest Port			Cos	J	S	E	Cre	P	O	Len	
30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0	
Reserved			R	Reserved									Be/Mc Portbitmap			
30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0	
U	Res		Untagged Portbitmap / Src Port Number (bit0..5)													
30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0	
CPU Opcodes									TimeStamp							

Fig. 7

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0									
Opcode			Dest Port / Destination Dev Id			Src Port			DataLen			E	EC ode	Cos	C									
Address																								
Data																								

Fig. 8




Fig. 9